Find users

ADVANCED COMPUTER ARCHITECTURE Notes - Multiprocessors and Thread-Level Parallelism, 1

Advanced Computer Architecture

Post: September 1st, 2011
Description
Notes on: Multiprocessors, Symmetric Shared Memory Architectures, Cache Coherence in Multiprocessors, Basic Schemes for Enforcing Coherence, Snooping, Snooping Protocols, broadcast protocol, Distributed Shared-Memory Architectures, Basic Hardware Primitives, Barrier Synchronization, Larger-Scale Multiprocessors, Simultaneous Multithreading, Superscalar,SMT processors
Notes on: Multiprocessors, Symmetric Shared Memory Architectures, Cache Coherence in Multiprocessors, Basic Schemes for Enforcing Coherence, Snooping, Snooping Protocols, broadcast protocol, Distributed Shared-Memory Architectures, Basic Hardware Primitives, Barrier Synchronization, Larger-Scale Multiprocessors, Simultaneous Multithreading, Superscalar,SMT processors
-
Embed this document

renuka.devi.94211

renuka.devi.94211

5 June 2013

good one
hishamnajam

hishamnajam

1 July 2013

:)
First Previous 1 Next Last

Report Report

Reason:

Send Message

Login or register to download this document!

If you are already registered, login otherwise Register , it just takes 1 minute!

Uploaded by:

punjabforev...

punjabforever
Universityuni_20documents_15doc_answ
Embed this document
Get the App
Contents
Multiprocessors and Thread-Level Parallelism 1. Explain Symmetric Shared-Memory Architecture and How to reduce Cache coherence problem in Symmetric Shared Memory architectures: Symmetric Shared Memory Architectures: The Symmetric Shared Memory Architecture consists of several processors with a single physical memory shared by all processors through a shared bus which is shown below. ` Small-scale shared-memory machines usually support the caching of both shared and private data. Private data is used by a single processor, while shared data is used by multiple processors, essentially providing communication among the processors through reads and writes of the shared data. When a private item is cached, its location is migrated to the cache, reducing the average access time as well as the memory bandwidth required. Since no other processor uses the data, the program behavior is identical to that in a uniprocessor. Cache Coherence in Multiprocessors: Introduction of caches caused a c..

Docsity.com

Learning becomes social!

Authentication required

This feature is reserved for registered user

Register Login

Docsity.com

Learning becomes social!

Authentication required

Hi!
In order to freely download all the documents on Docsity, please register or login:

Register Login